This paper presents an ultra-low resistance, high wiring density, through-wafer via (TWV) technology that is compatible with standard silicon wafer processing. Vias as small as 30 µm by 30 µm are fabricated through a 525 µm thick wafer. This results in an aspect ratio for the via that is greater than 17:1. Furthermore, the dc resistance of a single via is less than 50 m . Key fabrication steps, including the silicon dry etch, copper metallization, and photoresist electroplating, are described in detail. As a demonstration of the potential applications of the TWV technology, a novel three dimensional inductor is designed and fabricated. For a 0.9-nH inductor, a quality factor of 18.5 is measured at 800 MHz.
Introduction
Low resistance through-wafer vias (TWV's) have a broad range of applications including interconnects in circuits, three-dimensional (3D) packaging (e.g., stacking), and fabrication of 3D electrical and MEMS structures. 1) In order for the TWV to be useful it should have the following characteristics: first, its size must be small so that it does not occupy a large chip area. Ideally, a through-wafer via should be as small as a standard contact pad which is about 30 µm by 30 µm in today's VLSI technology. Secondly, its resistance must be low so that the TWV will be a low impedance path for electrical signals. Finally, its fabrication process must be compatible with standard silicon processing so that it can be easily integrated. We have addressed these issues by developing a high performance TWV technology. This technology involves deep silicon etching, conformal copper metallization, and patterning of high aspect ratio TWV's. To demonstrate the key features offered by this technology, a set of integrated three-dimensional inductors for radio-frequency (RF) applications have been fabricated and characterized.
Process Integration
The challenges in the fabrication of high density TWVs include: 1) anisotropic, high aspect ratio, deep trench etching through the silicon wafer, 2) isolation and conformal metallization of deep vias, and 3) conformal resist processing on both sides of the wafer in the presence of the etched vias. In this section, we describe the processing steps outlined in Fig. 1 .
The substrate is a p-type, 4-inch diameter, 525-µm thick, 10 -cm, double-sided polished silicon wafer. First, we spin on a 16 µm thick photoresist (AZ 4620, AZ photoresist products, Sommerville, NJ, USA), and pattern 30 µm/side squares using a contact mask aligner. The exposure is done in 8 steps of 10 second exposures with a 20 second delay between the exposure steps to prevent nitrogen bubbling in the thick resist. The resist is then developed in a 4:1 mixture of de-ionized water and AZ 400 K developer for 6 minutes at room temperature. The post-develop bake is performed at 110
• C in a convection oven for 60 minutes.
The through-wafer deep silicon trench etch is performed using a high density low pressure (HDLP) reactive ion etching (RIE) system using SF 6 /C 4 F 8 chemistry (STS Limited, UK) with the thick photoresist as the mask ( Fig. 1(a) ). This etching system uses continuous etching/passivation cycles to achieve anisotropic, high aspect ratio trenches. With this system, we have etched 30 µm/side square vias through the 525-µm thick wafer, which translates to an aspect ratio of greater than 17:1. Optical micrographs of both sides of the wafer after RIE are shown in Fig. 2 . The etch rate is dependent on the size of the via; for the 30 µm square vias the etch rate is about 2.2 µm/min. For electrical isolation in the via, we grow a 1 µm thick thermal oxide. Then, 1.5-µm of undoped polysilicon is deposited with a low pressure chemical vapor deposition (LPCVD) furnace at 620
• C ( Fig. 1(b) ). The oxide growth and LPCVD polysilicon deposition produce conformal films, thus the thickness of each layer is the same on both sides of the wafer as well as on the sidewalls of the etched vias. Next, a 250-nm thick CVD copper is conformally deposited. The adhesion between thermal oxide and copper are generally poor, and this requires a polysilicon sticking layer between the CVD copper and the oxide. Cross-sectional SEM micrographs of the TWV are shown in Fig. 3 . Following the CVD copper as the seed layer, a 6-µm thick copper is electroplated using a laboratory-built conformal copper electroplating system ( Fig. 1(c) ). The resulting sheet resistance was 2.8 m /sq. A conventional spin-on type photoresist cannot be used for patterning both sides of the wafer. First, it causes streaking that leads to problems during exposure. Second, spin-on resist films cannot conformally coat the sidewalls of the vias, and this leads to inadequate masking of the copper metallization inside the vias. To overcome this problem, we use an electroplating technique. 1, 2) We deposit a commercially available photoresist (PEPR 2400, Shipley Co, MA) using a laboratory-built electroplating system. The temperature of the electroplating bath was controlled at 32
• C, the spacing between the plating electrodes was 10 cm, and 300 V was applied for 20 seconds to achieve 7.2 µm thickness. The resist was exposed on a standard mask aligner and developed in a potassium carbonate (7.6 g)/de-ionized water (1 liter) solution at 35 C ( Fig. 1(d) ). An optical micrograph of resist features is shown in Fig. 4 . Using the electro-deposited resist as a mask, the copper layers are wet etched ( Fig. 1(e) ) and then the polysilicon is plasma etched using SF 6 chemistry ( Fig. 1(f) ).
Integrated Three Dimensional Inductor
Inductors are a crucial component in many RF systems ranging from nuclear magnetic resonance (NMR) detectors 3, 4) to various wireless communication transceivers. 5, 6) Fabrication of high performance on-chip inductors will facilitate the monolithic integration of these RF systems. The typical operating frequency is between a few hundred megahertz to a few giga-hertz. For NMR microscopy, a miniature inductor is used to detect the RF signal from the small sample under study. The quality factor of the inductor, which is limited by the conductor resistance, directly affects the sensitivity of the NMR system. For RF communication systems, impedance matching networks are required between the circuit blocks in the system to ensure maximum power transfer. The primary function of these matching networks is to match the output impedance of a circuit block to the input impedance of the following block. Maximum power transfer is attained when the reactive parts of the impedances are a conjugate pair and the resistive parts are equal. Inductors are an integral part of impedance transformation circuits, such as the L-match and π -match networks. 6) Furthermore, inductors are routinely employed in the design of tuned amplifiers, filters, mixers, and oscillators.
Discrete inductors are usually 3D solenoid coils because of the large mutual coupling between turns and the ease of inserting high-permeability material inside the coil to increase the inductance and Q. In conventional silicon integrated circuit (IC) technologies, however, 3D coils are difficult to fabricate or integrate. The difficulty stems from the limited number of metal layers, the short via height, and the large via resistance. As a result, integrated inductors are typically implemented as 2D planar spirals. To demonstrate the performance of our TWV technology, 3D square coil inductors are fabricated with the TWV's as the vertical sides of the turns. An optical micrograph of a two-turn coil is shown in Fig. 5 . Each turn of the 3D coil is made up of metal traces on the front and back sides of the wafer along with two vertical connections. The metal traces are 500 µm long and 120 µm wide. Each vertical connection consists of four TWV's. An array of inductors with different numbers of turns was fabricated and characterized.
One-port S-parameter measurements were carried out using an HP8720B Network Analyzer and RF coplanar groundsignal-ground probes. The parasitic shunt capacitance and series resistance of the probe pads are de-embedded with open and short dummy structures, respectively. The measured S 11 is converted to Z 11 from which the inductance (L), quality factor (Q), and series resistance (R) are extracted using the following simple relationships:
and
where f is the frequency in hertz. The measured L, Q, and R as a function of frequency are plotted in Fig. 6 . The self resonance between the coil inductance and the parasitic capacitances cause the roll off in L. The inductor Q is predominately limited by the rapid increase in R with frequency due to the skin effect in the copper metallization and resistive loss in the silicon. The skin depth of copper (with resistivity of 2e-8 -m) at 100 MHz and 1 GHz is 7.1 µm and 2.3 µm, respectively. As frequency increases, the current flow is limited to approximately one skin depth from the surface of the copper metallization. In fact, the current flow is crowded on the surface that is adjacent to the substrate because the permittivity of the substrate is substantially higher than that of the air. 7) As shown in Fig. 6(c) , R begins to increase with frequency at about 100-200 MHz. Beyond the self-resonance frequency (srf) of the inductors, the extraction ofR becomes invalid as the coils behave like capacitors rather than inductors. However, the extracted R can be neglected beyond the srf since the inductors are used at frequencies much lower than the srf. Another source of energy loss is the semiconducting silicon substrate. There are two primary factors that determine the frequency at which the silicon substrate loss becomes significant: the silicon surface area covered by the coil and the silicon resistivity. Larger area and lower resistivity result in higher substrate admittance and thus more loss. As a result, the multi-turn inductors manifest more rapid increase in R than the single-turn one. For the single-turn coil, the substrate loss starts to become severe at about 1 GHz. For future investigation, coil test structures for two-port Sparameter measurement 8) can to be fabricated to accurately quantify the relative contribution of the losses due to the skin effect in the copper metallization and the resistive loss in the silicon substrate.
A summary of the key parameters for the 3D inductors including the maximum Q(Q Max ), the frequency at which Q is maximum ( f Max ), and the self-resonant frequency (srf) is provided in Table I . Note that L is proportional to the number of turns, which indicates a weak mutual coupling between turns. This is due to the relatively wide line width used which reduces the magnetic flux linkage between turns. The wide line width was chosen to reduce the series resistance and therefore increase Q. A maximum Q of 18.5 is achieved for the 0.9-nH inductor at about 800 MHz. This is significantly higher than the typical values obtained using standard technologies. 9) Also note that the 4-nH inductor has a Q greater than 10 at 300 MHz which is a tenfold improvement over a gold planar spiral on GaAs substrate for the same inductance and frequency reported by Peck et al.
3) The superior performance of the 3D inductors is attributed to the extremely low resistance of the copper interconnects and vias. The resistance of a TWV is extracted from the resistance of the inductors to be less than 50 m .
Conclusions
An ultra-low resistance, high wiring density, high yield fabrication technology for through-wafer vias is presented. The TWVs have a high vertical wiring density since their size is no larger than a contact pad (30 µm by 30 µm). They have less than 50 m of resistance per vertical connection. Using the TWV technology, high quality 3D coil inductors have been integrated on silicon wafer. Further reduction in the via size and aspect ratio can improve the coil performance as the magnetic coupling between turns increases. To reduce the interconnect resistance and thus improve the Q, thicker metal films can be employed. Parasitic capacitance and resistance due to the silicon wafer can be reduced by selectively etching away the silicon inside of the coil. These approaches should lead us to a performance that is improved over what we have reported here. 
